Statistical Model Checking of Approximate Circuits: Challenges and Opportunities

Josef Strnadel (http://www.fit.vutbr.cz/~strnadel, strnadel@fit.vutbr.cz)

It is about a cost/quality trade-off

UNIVERSITY OF INFORMATION

OF TECHNOLOGY TECHNOLOGY

Many researchers have proposed approaches for finding a **trade-off** between the approximation error and resource savings for predefined applications of approximate circuits.

Some approximation domains are neglected

Generally, an approximation can be done in the two domains:

- Logical most of the approaches, however, approximate data (e.g., the static function/structure of a combinational circuit) rather than sequential behavior and/or control flow (e.g., power/load management in a CPU),
- Temporal approximations in this domain seem untouched by existing approaches.

We are building a framework to handle ...

... approximations related to dynamic aspects of systems and adverse phenomena such as jitters, aging/stress, faults etc.

Block schema of our framework



Example: An approximation in the logical domain (2-bit multiplier based on [1])

Accurate variant

Probability density functions (PDFs)

Q4

Q5

Q3

maxX — A ≈3e4 — A maxY — B ≈7e-2 ∞ C

> - E - Z F

Q2

naxX≈25e3 A naxY≈7e-2 A ⊠ B 0.0015

0.001



Key components of our model





Example: Queries and results





time \rightarrow (Q2) Pr[<= t_{max}] (<>coveR>87.5%) (Q3) E[<= t_{max} ; n] (max:tcover) (Q4) E[<= t_{max} ; n] (max:sumDiff) (Q5) Pr[<= t_{max}] (<>errR > 5%)

References

- [1] P. Kulkarni, P. Gupta, and M. Ercegovac, "Trading Accuracy for Power with an Underdesigned Multiplier Architecture," in 24th Internatioal Conference on VLSI Design. Los Alamitos: IEEE, 2011, pp. 346–351, DOI 10.1109/VLSID.2011.51.
- [2] A. David, K. Larsen, A. Legay, M. Mikucionis, and D. Poulsen, "Uppaal SMC Tutorial," International Journal on Software Tools for Technology Transfer, vol. 17, no. 4, pp. 397–415, 2015. DOI 10.1007/s10009-014-0361-y.

Contact

strnadel@fit.vut.cz
www.fit.vut.cz/~strnadel

This work was supported by the Czech Science Foundation (GACR) project No. 19-10137S (Designing and Exploiting Libraries of Approximate Circuits). D:20200204141106+01'00'