

# ALGEBRAIC ANALYSIS OF FEEDBACK LOOP DEPENDENCIES IN ORDER OF IMPROVING RTL DIGITAL CIRCUIT TESTABILITY

Josef Strnadel

Brno University of Technology, Faculty of Information Technology

Božetěchova 2, 612 66 Brno, Czech Republic

strnadel@fit.vutbr.cz

**Abstract.** *The existence of loops in a circuit structure causes problems in both test generation and application. When nested loops occur in the circuit, it is necessary to break the most nested one(s) to improve circuit testability significantly, with minimal design cost. This paper deals with a new method of breaking all loops in the register-transfer level (RTL) digital circuit structure.*

## 1 Related Work

It is well-known fact the occurrence of nested feedback loops in the *CUA* (*circuit under analysis*) structure causes problems in both test generation and application. The problem can be solved e.g., by breaking feedback loops by using a *DFT* (*design for testability*) structure – e.g., a scan register. There is a number of cycle searching algorithms, e.g., [11] in the literature, including several of them that can find all the cycles in polynomial average time per cycle. Also, there are many papers dealing with the “loop breaking” problem (the most known solved are: *(M)FVS* – (*minimum*) *feedback vertex set problem* [8] and *(M)FAS* – (*minimum*) *feedback arc problem* [7]) of identifying such a set of vertices (edges) of a (un)directed graph that after removing them from the graph, the graph become acyclic, i.e., all feedback loops will be broken. In VLSI testing community, there has been intensive research of (M)FVS problem due to the applications, e.g., [1, 4, 5, 2]. Generally, there are two types of algorithms: 1) exact (e.g., [8]) and 2) approximating (e.g., [3]). Exact algorithms are usually based on so-called *contractions* (see [6]), approximating ones (solution with a certain quality guaranteed) on some heuristic rules.

## 2 Proposed Method

A digraph  $\mathbf{G} = (\mathbf{V}, \mathbf{E})$  representing the structure of all *I paths* existing within CUA was introduced in [9]. In [10], the algebraic way of computing matrix  $\mathbf{B}_f$  (fundamental system of cycles within  $\mathbf{G}$ ) incident to a spanning tree within  $\mathbf{G}$  was presented. Making linear combinations of  $\mathbf{B}_f$  rows, all CUA circles (i.e., feedback loops), together with matrix  $\mathbf{B}$  (of all  $\mathbf{G}$  cycles) can be constructed. In the next, consequent research results (of a new method for loop dependency analysis and for solving MFVS/MFAS) are presented briefly.

The proposed method procedure consist of these sequent steps: 1) elimination of nodes and edges to  $\mathbf{G}$  contain only circles – in  $O(|\mathbf{E}|+|\mathbf{V}|)$  time, 2) finding a spanning tree of  $\mathbf{G}$  –

Kruskal's algorithm in  $O(|E|. \log |E|)$  time, 3)  **$B_f$  computation**: matrix transposition, matrix multiplication and Gaussian elimination for matrix inversion – in  $O(|V|^3)$  time, 4)  **$B$  computation**: linear combinations of  $B_f$  rows – in  $O(2^{\mu(G)})$  time, 5) **determining loop dependences** – in  $O(\mu(G)^2)$  time, 6) **finding MFVS/MFAS** – in  $O(\mu(G))$  time, where  $\mu(G) = |E| - |V| + p$  is a *cyclomatic number* of  $G$  and  $p$  is the number of components in  $G$ ; in our method case,  $p = 1$ . In total, proposed method works in  $O(|V|^3 + |E|. \log |E| + 2^{\mu(G)})$  time.

For digraphs fulfilling condition  $|E| - |V| + 1 \leq \log_2(|V|^3 + |E|. \log |E|)$ , our method works in  $O(|V|^3 + |E|. \log |E|)$  time. Otherwise, the time complexity of the step 4 exceeds time complexities of the other steps and the method works in  $O(2^{\mu(G)})$  time.

### 3 Conclusion and Acknowledgements

Relatively few exact algorithms for the MFVS/MFAS problem have been proposed. Some of them are applicable to undirected graphs, the others to digraphs, some work on general graphs, the others on special graphs. In the paper, basis of a new exact method solving MFVS/MFAS problem (for digraph class presented in [9]) was introduced. The time complexity of our method is similar to the time complexity of the other exact general-digraph methods ( $O(|V|^2 \cdot (|V| + |E|))$ ), but only for digraphs fulfilling  $|E| - |V| + 1 \leq \log_2(|V|^3 + |E|. \log |E|)$ . Then our method works in  $O(|V|^3 + |E|. \log |E|)$  time. Practically it means our method isn't suitable for digraphs that violate the condition. It wasn't proved our method can also work with general digraphs nor it is limited only to a certain class of digraphs.

This work has been financially supported by the Grant Agency of Czech Republic grant No. 102/01/1531 "Formal Approaches in Digital Circuit Diagnostics – Testable Design Verification" and the Research Intent of FEI, Brno University of Technology, Czech Republic, grant No. CEZ: J22/98:262200012 "Research in the Information and Control Systems".

### References

- [1] Breuer, M. A., Gupta, R.: BALLAST: A methodology for partial scan design. In: *Proceedings of the 19<sup>th</sup> Int. Symposium on Fault-Tolerant Computing*, 1989, pp. 118—125
- [2] Chakradhar, S. T., Balakrishnan, A., Agrawal, V. D: An Exact Algorithm for Selecting Partial Scan Flip-Flops, In: *Proceedings of International Conference on Computer Design*, 1997, pp. 642—647
- [3] Even, G., Naor, S., Schieber, B., Sudan, M.: Approximating minimum feedback sets and multicuts in directed graphs, *Algorithmica*, Vol. 20, 1998, pp. 151—174
- [4] Kunzmann, A., Wunderlich, H. J.: An analytical approach to partial scan problem, *Journal of Electronic testing: Theory and Applications*, Vol. 1, 1990, pp. 163—174
- [5] Lee, D., Reedy, S.: On determinig scan flip-flops in partial scan designs, In: *Proceedings of Intenational Conference on Computer Aided Design*, 1990, pp. 322—325
- [6] Levy, H., Lowe, L.: A contraction algorithm for finding small cycle cutsets, *Journal of Algorithm*, Vol. 9, 1988, pp. 470—493
- [7] Ramachandran, V.: Finding a minimum feedback arc set in reducible flow graphs, *Journal of Algorithms*, Vol. 9, 1988, pp. 299—313
- [8] Smith, G. W., Walford, R. B.: The identification of a minimal feedback vertex set of a directed graph, *IEEE Transactions on Circuits and Systems*, Vol. CAS-22, No. 1, 1975, pp. 9—14
- [9] Strnadel J.: Normalized Testability Measures Based on RTL Digital Circuit Graph Model Analysis, In: *Proceedings of The fifth International Scientific Conference Electronic Computers and Informatics 2002*, Košice, TU v Košiciach, SK, 2002, pp. 200—205
- [10] Strnadel J.: Nested Loops Degree Impact on RTL Digital Circuit Testability, In: *Preprints of IFAC Workshop on Programmable Devices and Systems Conference*, Ostrava, CZ, 2003, pp. 202—207
- [11] Szwarcfiter J. L., Lauer, P. E.: A search strategy for the elementary cycles of a directed graph, *BIT*, No. 16, 1976, pp. 192—204