# Educational Toolset for Experimenting with Optimizations in the Area of Cost/Quality Trade-Offs Related to Digital Circuit Diagnosis

Josef Strnadel

Faculty of Information Technology, Brno University of Technology, Božetěchova 2, 61266 Brno, Czech Republic Fax: +420541141270, e-mail: strnadel@fit.vutbr.cz, http://www.fit.vutbr.cz/~strnadel

## Abstract

The paper presents a toolset utilizable for learning and training principles related to designfor-testability of digital systems by means of structural and ad-hoc techniques. Actually, the toolset consists of two tools named SET and CADeT. Using the tools, user is allowed to make experiments in the optimization area which goal is to achieve feasible cost/quality trade-off among design-constraints and diagnostic requirements posed on a digital system. In the paper, basic education-related characteristics of the tools are briefly presented.

### **SET tool**

SET (Scan Educational Tool) consists of testability<sup>1</sup> analysis (TA) module and scan technique<sup>2</sup> application (SA) module. The goal of TA module developed on basis of TA method presented in [1] is to perform, evaluate and display testability results of an educational circuit<sup>3</sup> according to user-selected scan-layout<sup>4</sup>. The goal of SA module is to automatically find such a scan-layout that meets selected design constraints the most (actually, area and pin overhead constraints are supported).



Fig. 1: Screenshots of SET tool (picture on the left) and CADeT tool (picture on the right)

In the most left window of SET tool (SET control window) depicted in Fig. 1, user can select:

- which of other SET-windows will be displayed ('*View*' part of the window),
- parameters of search-algorithm ('Genetic Algorithm Parameters' part),

<sup>&</sup>lt;sup>1</sup> circuit property reflecting easiness of detecting/localizing physical faults in the circuit after its production

 $<sup>\</sup>frac{1}{2}$  one of design-for-testability techniques, which are strategies of how to design circuits to be easy testable

<sup>&</sup>lt;sup>3</sup> synthesized *diffeq* benchmark circuit [2] built-in to the SET

<sup>&</sup>lt;sup>4</sup> particular configuration of scan technique based on forming in-circuit registers to so-called scan-chains

- maximal price user is willing to pay for testability enhancement by means of scan technique ('*Design Constraints*' part of the window),
- which of TA/SA modules will be started after pressing '*Run*' button ('*Action*' part).

Essentially, SET is able to work in two modes of operation: *TA-mode* and *design-for-testability* (*DFT*)-*mode*. In the following text, typical actions a user can do in each of the modes will be presented.

## TA-mode

In TA-mode, it ca be observed how user-selected scan-layout affect diagnostic parameters of the educational circuit. This can be done by checking '*Scan Layout Prefs*' check-box in SET-control window (Fig. 2). After checking the box, scan-layout selection window opens (Fig. 3).

4	🗞 Scan Layout Selection	
View         Circuit Schema         Scan Layout Prefs         Testability Details         Design Constraints         Max Area Overhead:         Max I/O Overhead:         Genetic Algorithm Paramete         Elitism       Population Siz	Scan Layout (Selection)       Scan Layout (Visual Illustration)         Register       Scan chain       Register In-Chain Ordering         REG1       None       Register In-Chain         REG2       None       Random         REG3       None       Random         REG4       None       Random         REG5       None       Random         REG6       None       Select/Create/Remove Scan Layout         Full Scan (1 Sean-chain, Preset Ordering)       Full Scan (1 Scan-chain, User Ordering)         Full Scan (1 Scan-chain, User Ordering)       Iser         Complete Scan Layout User       Random Generated Scan Structure         Number of multiple scan chains: 0       0	



Fig. 3: Scan-layout selection widow

In the scan-layout selection window, user can select from predefined scan-layouts, choose own scan-layout, or get a random one (see Fig. 4 for illustration).

👒 Scan Layout Selection			
	Scan Layout (Selection) Register Scan chain Register In-Chain Ordering ✔	Scan Layout (Visual Illustration) Scan chain A>	
Scan Layout Selection Scan Layout (Selection) Register Scan chain Register In-Chain Ordering Register Scan chain	REG1 A ▼ 1st ▼ REG2 None ▼ Not selected ▼ t (Visu A →→ REG4 B ▼ 1st ▼ REG5 None ▼ Not selected ▼	- REG1 - Scan chain B> - REG4 REG6	
REG1       A       Ist       -       REG1         REG2       B       Ist       Scan chair         REG3       C       Ist       -       REG2         REG4       D       Ist       -       REG2         REG5       E       Ist       -       REG3         Full Scan (1 Register <> 1 Scan-Chair)       -       REG3         Full Scan (1 Register <> 1 Scan-Chair)       -       REG4         Scan chair       -       -       REG3         Scan Layout (Information)       Scan chair       -       REG5         Selected scan layout:       full scan       -       REG5         Number of scan registers:       6       -       -	B ···> B ···> Complete Scan Layout Selection by Use C ···> Scan Layout (Information) Selected scan layout: partial scan Number of scan registers: 3 Number of multiple scan chains: 2 E ···>	Scan Layout (Selection) Scan Layout (Selection) Scan Layout (Visual Illustration) Scan chain A → -REG5 Scan chain B → -REG4 Scan chain B → -REG4 Scan chain C → -REG1 Scan Layout (Information) Scan Layout (Information)	
Number of multiple scan chains: 6 Scan chain — REGE	F> -	Selected scan layout: partial scan Number of scan registers: 5 Number of multiple scan chains: 4	

Fig. 4: Snapshots of various scan-layout selection widow configurations



Fig. 5: Implementation of selected scan-layout (the left picture) can be visualized in 'Circuit Schema' window (the middle picture with its cutout in the right picture).

After scan-layout is selected, a user can start TA process and then observe the impact of scanlayout to circuit testability. First, '*Testability Analysis*' radio button needs to be selected. Then '*Run*' button needs to be pressed in the '*Action*' part of SET-control window. After TA process ends, testability results can be read in '*Circuit info*' and history parts of SET-control window (Fig. 6a) or (after checking '*Testability Details*' checkbox in '*View*' part – Fig. 6b), detail testability results in newly opened '*Testability Results*' window (Fig. 6c).

Number of nodes: 449 Testability: 0.788 Contollable nodes (%): 100.0 Observable nodes (%): 93.5 Area overhead (%): 19.888 I/O overhead (%): 21.951 Fitness: 0.000		🔦 Testability D	etails		
-start tme: 13:23:43 -results: -scanLayout: R5.R4R2R3.R1.R6 -nNodes: Save Clear -areaQver: 13:050 % -pinDver: 21.951 % -testability: 0.788000 -obsFatio: 93.5 %		diffeq.result(8) diffeq.const2(8) diffeq.dx(8) diffeq.a(8)	0.804504 1.000000 1.000000 1.000000	0.830240 1.000000 0.820594 0.794724 0.830248	0.902252 0.910297 0.897362 0.915124
-conRatio: 100.0 % -end time: 13:29:43	View Circuit Schema Scan Layout Prefs Testability Details	#Nodes(Total=449) GlobalMeasures	C(449/100.0%) 0.939276	O(420/93.5%) 0.838547	T(420/93.5%) 0.787627 ✓
a)	b)			c)	

Fig. 6: Testability analysis results according to selected scan-layout

After TA is done, user can (in '*Circuit schema*' window) observe how test-data will be propagated through the circuit structure according to selected scan-layout. Propagation process can be controlled manually by buttons in 'Test Data Propagation Paths' part of the 'Circuit schema' window and visualized in the graphical or text form (Fig. 7).



Fig. 7: Visualization of test-data propagation paths according to selected scan-layout

#### DFT-mode

Typical actions that can be done in DFT-mode are as follows (see Fig. 8). First, 'Scan Layout Auto Designer' radio button is to be set in the 'Action' part of SET-control window. Then, design constraints and search-parameters are to be set in 'Design Constraints' and 'Genetic Algorithm Parameters' parts. In 'Design Constraints' part, user can specify the maximum price to be paid for testability enhancement of the circuit by means of scan technique.

> % %

Design Constraints
Max Area Overhead: 10 %
Max I/O Overhead: [] 10 %
Genetic Algorithm Parameters
<u>Eliusin</u> Population Size. 1 1 20
Maximum Number of Runs Without Increasing of Average Fitness 500 in Population 500

Fig. 8: Starting SA-module of SET

After 'Run' button is pressed, SET tries to find such a scan-layout, which implementation both does not exceed user-given price and leads to significant enhancement of circuit testability. If such a solution is found under search-conditions entered in 'Genetic Algorithm Parameters' part, it is visualized both in 'Scan Layout Selection' and 'Circuit Schema' windows, which are opened automatically (see, e.g., Fig. 5 for an illustration).

## **CADeT tool**

The second tool, CADeT (Combined Automated Design for testability Tool) takes a netlist containing information about original user-given circuit structure as an input. In Fig. 9, an example of the netlist and corresponding schema for simple circuit is presented.



Fig. 9: nested loops circuit – netlist (on the left) and schema (on the right)

While SET works with a fixed educational circuit and a scan technique, both built-in to the application, CADeT is able to process any circuit (i.e. from [3] benchmark suite) and utilize more DFT techniques than SET. For user-given combination of DFT-techniques, design-constraints and search parameters, CADeT explores search-space of all possible DFT-solutions and tries to find those with an acceptable cost/quality trade-off between achieved diagnostic parameters and their price in the form of meeting user-given design constraints.



Fig. 10: CADeT - main window

Following text presents typical actions, which can be done by CADeT in order to setup and start user-desired DFT-experiments over input circuit. First of all, it is necessary to choose an input circuit. This can be done at the bottom part of CADeT's main window. Afterwards, DFT techniques to be utilized for testability enhancements are to be selected by a user (actually, one of scan, test-point-insertion<sup>5</sup>, BIST<sup>6</sup> techniques or their combination can be selected). Afterwards, search-parameters like number of iterations per one experiment, number of experiment repetitions, probability-values etc. need to be set (see Fig. 11).

Search parameters # iterations 500 # repetitions 20 dft-mux prob. 1 dft-mux width 16	Search parameters       Auto-search I         # iterations       500         # repetitions       20         dft-mux prob.       1         dft-mux width       16	Search parameters         Auto-search         ✓           # iterations         500         AO-step (%) 5           # repetitions         20         PO-step (%) 5           dft-mux prob.         1         AO-end (%) 15           dft-mux width         16         PO-end (%) 30
DFT selection Scan Test point insertion	DFT selection ✓ Scan ✓ Test point insertion ■ BIST	DFT selection Con Test point insertion BIST
Feflect design constraints during search	✓ Reflect design constraints during search         Design constraints         10.0         Area overhead (%)         4.8	▼ Reflect design constraints during search         Design constraints         10.0         Area overhead (%)         4.8
	Maximal testability at minimal:	Maximal testability at minimal:
Run	✓ itotal overhead       □ area overhead       □ pin overhead	total overhead     area overhead     pin overhead     pin overhead

Fig. 11: Selecting search-parameters, DFT techniques and design constraints

In design-constraints related part, it is possible to set-up maximum *price* user is willing to pay (actually, in area and pin overhead parameters only) for testability enhancement of the circuit by means of selected techniques. Price can be entered directly in numeral form, or (alternatively) it is possible check one of '*total overhead*', '*area overhead*' or '*pin overhead*'

<sup>&</sup>lt;sup>5</sup> DFT technique based on inserting extra logic into a circuit structure in order to make the circuit more testable

<sup>&</sup>lt;sup>6</sup> abbreviation of Built-In Self Test (automated test generated by a special circuitry involved in the circuit itself)

checkboxes. If price is entered in numeral form, solutions not exceeding the price (i.e., local optimum solutions) will be searched. Otherwise, solutions with minimal total, area or pin prices (i.e., global optimum solutions) will be searched. In some cases it is needed to search solutions in certain price-range; for the purpose, it is possible to set-up the range in the *Auto-search*<sup>4</sup> part and run such a kind of experiment automatically.

CADeT: Combined Automated Design for(	×
Analyzed circuit: <b>a00</b>	
Details	1
G_20.REG_46REG_3REG_159REG_12 OFEG_163.REG_113REG_128 (F: 0.792354615250114, T: 0.957, Ao: 12.9892686557906, Po: 6.89444783404515, Iter: 5) No. scan chains: 39, No. scan registers: 129, No. dth-muxes: 2 Dft-muxes placed at: ADD_50.b SUB_55.a	

Fig. 12: Illustration to CADeT output (best solution found) for a00 circuit from [3]

After all parameters are set and '*Run*' button is pressed, CADeT tries to find out solutions having maximal testability and not exceeding user-given price. Detail information about evolution of the search-process is logged-in to text files, as well as written (in shortened form) to the '*Details*' part in the main window (see Fig. 12). Last-written solution is the best one.

## Conclusion

SET and CADeT tools presented above can be utilized both in education and research areas related to diagnosis of digital systems. While SET tool is limited only to one (scan) DFT technique and one built-in educational circuit, CADeT is able to perform more sophisticated experiments with more DFT techniques and any digital circuit. Both SET and CADeT run as WIN32 applications able to store results in several file-formats (e.g., plain text, LaTEX, HTML) to be easily presented in most frequently used publishing systems. Actually, only SET part of the toolset can be freely downloaded from [4] and utilized for non-commercial purposes. CADeT will be available for downloading after it will be redesigned from work-version to public-version.

## Acknowledgement

Research related to the paper was financially supported by the *Grant Agency of the Czech Republic (GACR)* under post-doctoral contract *GP102/05/P193* named "*Optimizing Methods in Digital Systems Diagnosis*".

## References

- [1] Strnadel, J.: Testability Analysis and Improvements of Register-Transfer Level Digital Circuits, Computing and Informatics, Vol. 25, No. 5, 2006, pp. 441–464, ISSN 1335-9150
- [2] Lis, J.: Differential Equation Benchmark [on-line]. August 17, 1992 [2007]. <a href="http://www.cbl.ncsu.edu/benchmarks/HLSynth92/">http://www.cbl.ncsu.edu/benchmarks/HLSynth92/</a>
- [3] Pečenka, T.: FITTest\_BENCH06 Benchmarks & Cirgen [on-line]. December 1, 2005. [2007]. <a href="http://www.fit.vutbr.cz/~pecenka/cirgen/">http://www.fit.vutbr.cz/~pecenka/cirgen/</a>
- [4] Strnadel, J.: Educational Tools for Digital Circuit Diagnosis, 2006 [2007]. Available at http://www.fit.vutbr.cz/~strnadel/diag/