Faculty of Information Technology, BUT

Publication Details

Hardware Acceleration of Algorithms in Computer Networks using FPGA

KOŘENEK Jan. Hardware Acceleration of Algorithms in Computer Networks using FPGA. In: 2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS). Brno: IEEE Computer Society, 2013, pp. 11-11. ISBN 978-1-4673-6133-0.
Czech title
Hardwarová akcelerace algoritmů v počítačových sítích s využitím technologie FPGA
Type
conference paper
Language
english
Authors
Keywords
hardware acceleration, FPGA, computer networks
Abstract
With the growing speed of computer networks, network devices need more processing power to achieve wire speed throughput. As current processor have limited performance, routers and other network devices use hardware acceleration to achieve wire speed throughput with reasonable power consumption. Usually, the throughput is decreased by time critical operations which has to be performed for every packet or every byte of network traffic. The presentation will be focused on hardware acceleration of time critical operations in networking using FPGA and provides results of recent research in longest prefix matching (IP look-up), packet classification and regular expressions matching. The end of the presentation will be devoted to the rapid development of hardware accelerated network applications.
Published
2013
Pages
11-11
Proceedings
2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS)
Conference
IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems 2013, Karlovy Vary, CZ
ISBN
978-1-4673-6133-0
Publisher
IEEE Computer Society
Place
Brno, CZ
BibTeX
@INPROCEEDINGS{FITPUB10413,
   author = "Jan Ko\v{r}enek",
   title = "Hardware Acceleration of Algorithms in Computer Networks using FPGA",
   pages = "11--11",
   booktitle = "2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits \& Systems (DDECS)",
   year = 2013,
   location = "Brno, CZ",
   publisher = "IEEE Computer Society",
   ISBN = "978-1-4673-6133-0",
   language = "english",
   url = "https://www.fit.vut.cz/research/publication/10413"
}
Back to top