Faculty of Information Technology, BUT

Publication Details

RTL Testability Analysis Based on Circuit Partitioning and Its Link with Professional Tool

ŠKARVADA Jaroslav, HERRMAN Tomáš and KOTÁSEK Zdeněk. RTL Testability Analysis Based on Circuit Partitioning and Its Link with Professional Tool. In: IEEE 8th Workshop on RTL and High Level Testing. Beijing: Institute of Computing Technology, Chinese Academy of Sciences, 2007, pp. 175-181.
Czech title
RTL analýza testovatelnosti využívající rozdělení obvodu na bloky a propojení s profesionálními nástroji
Type
conference paper
Language
english
Authors
URL
Keywords
Testable block, power consumption estimation, test vectors generation, power consumption optimization.
Abstract
The paper presents testability analysis method which is based on partitioning circuit under analysis (CUA) to testable blocks (TBs). A formal approach utilizing the concepts of discrete mathematics is used for this purpose. The partitioning CUA into TBs is further exploited for power consumption optimization during test application. Software tools which were developed during the research and integrated into the third party design tool are also described. Experimental results gained from applying the methodology on selected benchmarks and practical designs are demonstrated.
Published
2007
Pages
175-181
Proceedings
IEEE 8th Workshop on RTL and High Level Testing
Conference
IEEE 8th Workshop on RTL and High Level Testing, Peking, CN
Publisher
Institute of Computing Technology, Chinese Academy of Sciences
Place
Beijing, CN
BibTeX
@INPROCEEDINGS{FITPUB8487,
   author = "Jaroslav \v{S}karvada and Tom\'{a}\v{s} Herrman and Zden\v{e}k Kot\'{a}sek",
   title = "RTL Testability Analysis Based on Circuit Partitioning and Its Link with Professional Tool",
   pages = "175--181",
   booktitle = "IEEE 8th Workshop on RTL and High Level Testing",
   year = 2007,
   location = "Beijing, CN",
   publisher = "Institute of Computing Technology, Chinese Academy of Sciences",
   language = "english",
   url = "https://www.fit.vut.cz/research/publication/8487"
}
Files
Back to top