Result Details
Design of FPGA-Based Dependable Systems
Kotásek Zdeněk, doc. Ing., CSc., DCSY (FIT), UTKO (FEEC)
In this paper, the new methodology from areas fault tolerant systems based on automated generation of checkers in FPGA is presented. Dependability models of architectures based on the use of on-line checkers are described in the paper as well. First, the results of our research in the area of on-line checkers design are described. It is shown how the architectures with on-line checkers can be used in implementing dependable systems into FPGA and required dependability parameters. It is shown how the dependability parameters are derived from the architecture of the system and used for the design of dependable systems into XILINX FPGA.
on-line checkers, fault tolerant systems, dependable systems, dependability parameters, dependability models, FPGA
@inproceedings{BUT32074,
author="Martin {Straka} and Zdeněk {Kotásek}",
title="Design of FPGA-Based Dependable Systems",
booktitle="4th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science",
year="2008",
pages="240--247",
publisher="Masaryk University",
address="Znojmo",
isbn="978-80-7355-082-0",
url="https://www.fit.vut.cz/research/publication/8758/"
}Security-Oriented Research in Information Technology, MŠMT, Institucionální prostředky SR ČR (např. VZ, VC), MSM0021630528, start: 2007-01-01, end: 2013-12-31, running