Course details

Diagnosis and Safe Systems

DBS Acad. year 2006/2007 Winter semester 5 credits

Current academic year

Fault models of TTL, CMOS, PLA and bridge faults. Test generation methods. Structural tests. Functional tests. Sequential circuit testing. RTL level test generation. Random and pseudorandom test generation. Locating sequences. Fault dictionaries. Diagnostic data compression. Design for testability, structured methods. Built-in diagnosis. Memory testing. Processor and wiring testing. Fail-safe circuits. Instrumentation for diagnosis. Verification approaches.

Guarantor

Drábek Vladimír, doc. Ing., CSc. (DCSY)

Language of instruction

Czech

Completion

Credit+Examination

Time span

  • 39 hrs lectures
  • 8 hrs pc labs
  • 5 hrs projects

Department

Department of Computer Systems (UPSY)

Subject specific learning outcomes and competences

Basic approaches to test generation and design for testability.

Learning objectives

To give the students the knowledge of methods for generation the tests for logic circuits, minimization and compression algorithms, and approaches to the design of testable circuits.

Prerequisite knowledge and skills

There are no prerequisites

Study literature

  • Přednáškové texty v elektronické podobě.

Fundamental literature

  • Abramovici, M. - Breuer, M.A. - Friedman, A.D.: Digital Systems Testing and Testable Design, Computer Science Press, 1990
  • Drábek, V.: Vlastnosti a použití binárních celulárních automatů, habilitační práce, Brno 1997

Syllabus of lectures

  • Poruchové modely obvodů TTL, CMOS, PLA, zkratů.
  • Structural test generation approaches.
  • Functional tests.
  • Sequential circuit testing.
  • Test generation at RTL level.
  • Random and pseudorandom test generation.
  • Location sequences. Fault dictionaries.
  • Diagnostic data compression.
  • Design for testability.
  • Built-in diagnosis.
  • Memory testing.
  • Processor and wiring testing.
  • Fail-safe circuits.

Syllabus of computer exercises

  • Adder with built-in self test.
  • Linear feedback shift register.
  • Linear cellular automata.
  • Boundary scan testing.
  • Memory testing.

Progress assessment

Pass a mid-term exam, labs and a project.

Controlled instruction

 

Back to top