Thesis Details
Modelování HW designu v UGE
The goal of this thesis is to create a plugin for application Universal graphic editor, which will allow users to design a hardware architecture. Design of hardware architecture usualy starts with drawing of block diagrams of system which is being developed. Next step is to transcribe this drawn design into some hardware description language (HDL). Since structure of hardware design written in HDL is modular, i.e. similar to the structure of its block diagram, it's possible to translate block diagram of hardware design into HDL source code. The point of this idea is to get rid of designer's work on re-writing the block diagram into HDL language, as this can be automated. Designed plugin allows users to create block diagrams and new hardware components on different layers and switch between these layers interactively. Modul also implements the translation of drawn diagram into VHDL source code.
Universal graphic editor, UGE, dynamic link libraries, plugin, graph, diagram, hardware design, diagram drawing, hardware components, diagram translation into VHDL source code
@bachelorsthesis{FITBT4440,
author = "Ladislav Varga",
type = "Bachelor's thesis",
title = "Modelov\'{a}n\'{i} HW designu v UGE",
school = "Brno University of Technology, Faculty of Information Technology",
year = 2007,
location = "Brno, CZ",
language = "czech",
url = "https://www.fit.vut.cz/study/thesis/4440/"
}