Faculty of Information Technology, BUT

Publication Details

Special Session: How Approximate Computing impacts Verification, Test and Reliability

SEKANINA Lukáš, VAŠÍČEK Zdeněk, BOSIO Alberto, TRAIOLA Marcello, RECH Paolo, OLIVEIRA Daniel, FERNANDES Fernando and DI Carlo Stefano. Special Session: How Approximate Computing impacts Verification, Test and Reliability. 2018 IEEE 36th VLSI Test Symposium. San Francisco: IEEE Computer Society, 2018. ISBN 978-1-5386-3774-6.
Czech title
Speciální sekce: Jak aproximativní počítání ovlivňuje verifikaci, testování a spolehlivost
Type
abstract
Language
english
Authors
Sekanina Lukáš, prof. Ing., Ph.D. (DCSY FIT BUT)
Vašíček Zdeněk, doc. Ing., Ph.D. (DCSY FIT BUT)
Bosio Alberto (LIRMM)
Traiola Marcello (LIRMM)
Rech Paolo (UFRGS)
Oliveira Daniel (UFRGS)
Fernandes Fernando (UFRGS)
Di Carlo Stefano (POLITO)
Keywords
digital circuit, approximate computing, verification, test, reliability
Abstract
A new design paradigm -- approximate computing -- was established to investigate how computer systems can be made better -- more energy efficient, faster, and less complex -- by relaxing the requirement that they are exactly correct. The purpose of this special session is to introduce and discuss how approximate computing can and how impact the verification, the test and the reliability of digital circuits. The presentations of the special session will propose two views: (i): how the approximate computing paradigm impacts the design and manufacturing flow of integrated circuits; (ii): how the verification, testing and reliability disciplines can be exploited in the approximate computing paradigms.
Published
2018
Pages
1
Book
2018 IEEE 36th VLSI Test Symposium
Conference
IEEE VLSI Test Symposium 2018, San Francisco, US
ISBN
978-1-5386-3774-6
Publisher
IEEE Computer Society
Place
San Francisco, US
DOI
Files
Back to top