Result Details
State Synchronization of Faulty Soft Core Processors in Reconfigurable TMR Architecture
Kotásek Zdeněk, doc. Ing., CSc., DCSY (FIT), UTKO (FEEC)
Fault-tolerant systems implemented into SRAM-based FPGA are frequently protected by combination of triple modular redundancy and partial dynamic reconfiguration. When a part of the SRAM configuration memory with the copy of the protected circuit is reconfigured on the run, the system restart is the easiest way how to bring all three copies of the circuit back to fully synchronous and operating state. Soft core processors are complex systems which require more precise technique for synchronization of the system state space and data gained from previous calculations without disruption of processors functionality and executed program. This paper presents current state of our research focused on the state synchronization methodology for soft core processors.
fault tolerantsystem, FPGA, state synchronization, partial dynamic reconfiguration, recovery, soft core processor.
@inproceedings{BUT144462,
author="Karel {Szurman} and Zdeněk {Kotásek}",
title="State Synchronization of Faulty Soft Core Processors in Reconfigurable TMR Architecture",
booktitle="Počítačové architektúry & diagnostika 2017",
year="2017",
pages="51--54",
publisher="Slovak University of Technology in Bratislava",
address="Smolenice",
isbn="978-80-972784-0-3",
url="https://www.fit.vut.cz/research/publication/11488/"
}Pokročilé paralelní a vestavěné počítačové systémy, BUT, Vnitřní projekty VUT, FIT-S-17-3994, start: 2017-03-01, end: 2020-02-29, completed