Thesis Details
Hardwarová akcelerace šifrovacích algoritmů s technologií Xilinx Zynq
The main concern of this paper are two world standard encryption algorithms Data Encryption Standard DES (DES for short) and Advanced Encryption Standard (further mentioned as AES). For these two respective algorithms, three publicly available implementations are integrated into a benchmarking code in C programming language. The code has been executed, implementations measured with three different input block lengths and bitrate calculated for each implementation. The thesis also includes hardware implementation of both encryption algorithms DES and AES using VHDL language, simulation of the synthesised circuits and calculation of the hardware implementations' bitrate using Vivado simulator's timing reports. These measured bitrates are then compared with the bitrates of benchmarked software implementations. Paper includes all source codes of the benchmarking C program and VHDL implementation, along with program written in C# used to generate VHDL components and another C# program used for automated testing.
Advanced Encryption Standard, Data Encryption Standard, AES, DES, hardware acceleration, C, Xilinx Zynq, OpenSSL
Holík Lukáš, doc. Mgr., Ph.D. (DITS FIT BUT), člen
Hradiš Michal, Ing., Ph.D. (DCGM FIT BUT), člen
Jaroš Jiří, doc. Ing., Ph.D. (DCSY FIT BUT), člen
@bachelorsthesis{FITBT24118, author = "Marek Linner", type = "Bachelor's thesis", title = "Hardwarov\'{a} akcelerace \v{s}ifrovac\'{i}ch algoritm\r{u} s technologi\'{i} Xilinx Zynq", school = "Brno University of Technology, Faculty of Information Technology", year = 2021, location = "Brno, CZ", language = "czech", url = "https://www.fit.vut.cz/study/thesis/24118/" }