Detail výsledku
On Area Minimization of Complex Combinational Circuits Using Cartesian Genetic Programming
The paper deals with the evolutionary post synthesis optimization of complex combinational circuits with the aim of reducing the area on a chip as much as possible. In order to optimize complex circuits, Cartesian Genetic Programming (CGP) is employed where the fitness function is based on a formal equivalence checking algorithm rather than evaluating all possible input assignments. The standard selection strategy of CGP is modified to be more explorative and so agile in very rugged fitness landscapes. It was shown on the LGSynth93 benchmark circuits that the modified selection strategy leads to more compact circuits in roughly 50% cases. The average area improvement is 24% with respect to the results of conventional synthesis. Delay of optimized circuits was also analyzed.
logic synthesis, optimization, genetic programming, selection
@inproceedings{BUT96926,
author="Zdeněk {Vašíček} and Lukáš {Sekanina}",
title="On Area Minimization of Complex Combinational Circuits Using Cartesian Genetic Programming",
booktitle="2012 IEEE World Congress on Computational Intelligence",
year="2012",
pages="2379--2386",
publisher="Institute of Electrical and Electronics Engineers",
address="CA",
doi="10.1109/CEC.2012.6256649",
isbn="978-1-4673-1508-1",
url="https://www.fit.vut.cz/research/publication/9866/"
}Natural computing na nekonvenčních platformách, GAČR, Standardní projekty, GAP103/10/1517, zahájení: 2010-01-01, ukončení: 2013-12-31, řešení
Pokročilé bezpečné, spolehlivé a adaptivní IT, VUT, Vnitřní projekty VUT, FIT-S-11-1, zahájení: 2011-01-01, ukončení: 2013-12-31, ukončen
Výzkum informačních technologií z hlediska bezpečnosti, MŠMT, Institucionální prostředky SR ČR (např. VZ, VC), MSM0021630528, zahájení: 2007-01-01, ukončení: 2013-12-31, řešení